Veuillez utiliser cette adresse pour citer ce document : http://repository.enp.edu.dz/jspui/handle/123456789/6871
Affichage complet
Élément Dublin CoreValeurLangue
dc.contributor.authorHarabi, Kamel-eddine-
dc.contributor.otherTaghi, M., Directeur de thèse-
dc.date.accessioned2021-01-24T08:04:19Z-
dc.date.available2021-01-24T08:04:19Z-
dc.date.issued2017-
dc.identifier.otherS000123-
dc.identifier.urihttp://repository.enp.edu.dz/xmlui/handle/123456789/6871-
dc.descriptionMémoire de Master : Electronique : Alger, Ecole Nationale Polytechnique : 2017fr_FR
dc.description.abstractLow-density parity-check (LDPC) codes constructed over the Galois field GF(q), which are also called Non-Binary LDPC (NB-LDPC) codes, are an extension of binary LDPC codes with significantly better performance. The design and implementation of NB-LDPC decoders has rarely been discussed due to their hardware implementation complexity. In this project, we focused on the design of low complex architecture for a NB-LDPC decoder using the Min-Max decoding algorithm.. The main contributions of this work correspond to the design of the decoder basic bloc ks, as the check node (CN) block, the variable node (VN) block and the codeword decision block with efficiency techniques. The design of the decoder and its components are detailed, Various details like block schematics and the components functionality and explanation examples have been presented and documented.fr_FR
dc.language.isoenfr_FR
dc.subjectNB-LDPCfr_FR
dc.subjectMin-Maxfr_FR
dc.subjectDecoderfr_FR
dc.subjectArchitecture Designfr_FR
dc.subjectImplementationfr_FR
dc.titleDesign of Low Complex Non Binary LDPC Decoder using Min - Max algorithmfr_FR
dc.typeThesisfr_FR
Collection(s) :Département Electronique

Fichier(s) constituant ce document :
Fichier Description TailleFormat 
HARABI.Kamel-Eddine.pdfMs144171.1 MBAdobe PDFVoir/Ouvrir


Tous les documents dans DSpace sont protégés par copyright, avec tous droits réservés.