dc.contributor.author |
Harabi, Kamel-eddine |
|
dc.contributor.other |
Taghi, M., Directeur de thèse |
|
dc.date.accessioned |
2021-01-24T08:04:19Z |
|
dc.date.available |
2021-01-24T08:04:19Z |
|
dc.date.issued |
2017 |
|
dc.identifier.other |
S000123 |
|
dc.identifier.uri |
http://repository.enp.edu.dz/xmlui/handle/123456789/6871 |
|
dc.description |
Mémoire de Master : Electronique : Alger, Ecole Nationale Polytechnique : 2017 |
fr_FR |
dc.description.abstract |
Low-density parity-check (LDPC) codes constructed over the Galois field GF(q), which are also called Non-Binary LDPC (NB-LDPC) codes, are an extension of binary LDPC codes with significantly better performance.
The design and implementation of NB-LDPC decoders has rarely been discussed due to their hardware implementation complexity.
In this project, we focused on the design of low complex architecture for a NB-LDPC decoder using the Min-Max decoding algorithm..
The main contributions of this work correspond to the design of the decoder basic bloc ks, as the check node (CN) block, the variable node (VN) block and the codeword decision block with efficiency techniques.
The design of the decoder and its components are detailed, Various details like block schematics and the components functionality and explanation examples have been presented and documented. |
fr_FR |
dc.language.iso |
en |
fr_FR |
dc.subject |
NB-LDPC |
fr_FR |
dc.subject |
Min-Max |
fr_FR |
dc.subject |
Decoder |
fr_FR |
dc.subject |
Architecture Design |
fr_FR |
dc.subject |
Implementation |
fr_FR |
dc.title |
Design of Low Complex Non Binary LDPC Decoder using Min - Max algorithm |
fr_FR |
dc.type |
Thesis |
fr_FR |